Dynamic zero-sensitivity scheme for low-power cache memories | IEEE Journals & Magazine | IEEE Xplore