The design of a hardware accelerator for real-time complete visibility graph construction and efficient FPGA implementation | IEEE Journals & Magazine | IEEE Xplore