Three-dimensional distribution of CMOS latch-up current

This paper presents experimental evidence of relevant three-dimensional (3-D) effects in CMOS latch-up obtained by means of novel multicontact test structures. It is also shown that "quasi-" two-dimensional (2-D) experimental data in good agreement with numerical simulations can be achieved only by limiting the analysis to the central sections of wide experimental devices.