Effects of substrate resistance on CMOS latchup holding voltages | IEEE Journals & Magazine | IEEE Xplore