Edge-defined self-alignment of submicrometer overlaid devices

A novel device structure for self-aligning the overlaid device in a stacked CMOS process is introduced and demonstrated. The structure allows submicrometer channel length devices to be fabricated without using advanced lithographic technology. The self-alignment feature should permit a dense layout for CMOS static RAM applications.