Breakdown voltage design considerations in VDMOS structures

Analytical closed-form expressions for the breakdown voltage in punched-through VDMOS structures, including the effect of floating guardrings and field plates, are derived in this paper. The theoretical results are confirmed by measured data on VDMOS devices, as well as on floating-guardring diode test structures, fabricated on n/n
⁺
epitaxial substrates.