Self-aligned ion implant masking for CMOS VLSI technology

Conventional self-aligned ion implantation masking is often inadequate in CMOS VLSI fabrication. We describe a method of increasing this ion implant masking with minimal additional processing. Scanning electron micrographs portray the enhanced ion implant masking.