A full-wafer SOI process for 3 dimensional integration | IEEE Conference Publication | IEEE Xplore