Improved design of hall plates for integrated circuits

Integrated Hall-effect circuits are critically depending on a carefully optimized Hall plate for proper functioning. Using theoretical calculations it is shown how to minimize yield losses due to errors in mask alignement and etching. Experimental results confirm the validity of the theoretical predictions.