Analysis of a packet switch with input and output buffers and speed constraints | IEEE Conference Publication | IEEE Xplore