A new register file access architecture for software pipelining in VLIW processors

This paper presents a novel architecture of register files that combines the local register files and the global register file for clustered VLIW (very long instruction word) processors. The communication between function units through global register file will be more efficient. The concept of associate register is introduced for this architecture. This makes it possible to write a result to two destination registers in one operation, which can efficiently speed up the software pipelining.