A prototype for a fault tolerant parallel signal processor

The authors describe a hardware prototype of a fault-tolerant parallel digital signal processor (DSP) that uses the single fault correction scheme of B.E. Musicus and W. S. Song (1987, 1990). Ten of the sixteen DSP-32 C processors perform identical linear operations on ten different data streams (a complex fast Fourier transform (FFT) for a sonar beamforming application), three do arithmetic checksums on the input data and FFTs on these checksums and one generates the syndromes and does fault detection and correction using a generalized likelihood ratio test (GLRT). A faulty output from one of the first 13 processors can be detected and corrected without having to recalculate that output. The prototype is not itself fault-tolerant, but is intended to benchmark applications and to quantify the actual overheads involved in executing the fault-tolerance algorithm.<
>