A design model of gate-coupling NMOS ESD protection circuit | IEEE Conference Publication | IEEE Xplore