FPGA implementation of GF (P/sup m/) exponentiation for digital signature and authentication scheme | IEEE Conference Publication | IEEE Xplore