Specification, planning, and synthesis in a VHDL design environment | IEEE Journals & Magazine | IEEE Xplore