A testable design of logic circuits under highly observable condition | IEEE Journals & Magazine | IEEE Xplore