Toward a multiple clock/voltage island design style for power-aware processors | IEEE Journals & Magazine | IEEE Xplore