FPGA based implementation of decoder for array low-density parity-check codes | IEEE Conference Publication | IEEE Xplore