Modeling and characterization of integrated passive elements for applications in silicon high frequency systems

A methodology for robust integrated circuit passive element modeling has been developed. The methodology was used to design process-independent structures in a silicon CMOS process and combined a number of techniques and software packages to ensure run-to-run stability of element values. Experimental data verifying the techniques is presented.