Correction to "A 40-Gb/s Clock and Data Recovery Circuit in 0.18/spl mu/m CMOS Technology" | IEEE Journals & Magazine | IEEE Xplore