CPCA: a multiplierless neural PCA

A multiplier-less neural architecture for PCA is proposed. The aim is to reduce the VLSI complexity of its implementation by eliminating the multipliers. Comparisons with standard PCA methods show no degradation in performances (in most cases they are even improved) while the reduced hardware complexity allows for efficient low power implementations.