Relative scheduling under timing constraints: algorithms for high-level synthesis of digital circuits | IEEE Journals & Magazine | IEEE Xplore