A graphical system for hierarchical specifications and checkups of VLSI circuits

The most important frontend components of the VLSI design system CADIC are presented. The first one allows graphical specification of recursively defined circuits. The other one allows the designer to navigate the synthesized layout following the hierarchical specification to check e.g. CADIC's hierarchical optimisations or to control the outcome of test generation algorithms.<
>