A novel implementation of cost-effective parallel-pipelined 8x8 DCT processor | IEEE Conference Publication | IEEE Xplore