A 0.6-4.2V low-power configurable PLL architecture for 6 GHz-300 MHz applications in a 90 nm CMOS process | IEEE Conference Publication | IEEE Xplore