An integrated 17 GHz front-end for ISM/WLAN applications in 0.13 /spl mu/m CMOS

This paper presents an integrated front-end for ISM/WLAN applications at 17.3 GHz in 0.13 /spl mu/m standard CMOS. The front-end chip includes an inductive source-degenerated low noise amplifier (LNA), a transformer-based Gilbert-mixer, an intermediate frequency (IF) amplifier and a buffer for the local oscillator (LO) input. The integrated receiver front-end achieves a gain of 34.7 dB, a SSB noise figure of 6.6 dB, an input. IP3 of -34.4 dBm and an input 1dB compression point of -39 dBm and consumes only 70 mW at a power supply voltage of 1.5 V.