Back-end compatibility of bonding and thinning processes for a wafer-level 3D interconnect technology platform | IEEE Conference Publication | IEEE Xplore