Jitter model of sigma-delta A/D converters

This work presents a recently developed jitter model for sigma-delta analog-to-digital converters. The presented work enables the designers to choose more appropriate hardware or estimates the performance of the available hardware with given input signal spectrum. The accuracy of the developed system has been presented with examples.