Design of a monolithic low voltage high efficiency boost DC-DC converter ASIC based on 0.5/spl mu/m CMOS process | IEEE Conference Publication | IEEE Xplore