Constrained collapse solder joint formation for wafer-level-chip-scale packages to achieve reliability improvement | IEEE Conference Publication | IEEE Xplore