A synthesis method for MVL reversible logic [multiple value logic] | IEEE Conference Publication | IEEE Xplore