Formal verification of digital circuits | IEEE Conference Publication | IEEE Xplore