Hole trapping effect on methodology for DC and AC negative bias temperature instability measurements in PMOS transistors | IEEE Conference Publication | IEEE Xplore