An efficient architecture for the implementation of message passing programming model on massive multiprocessor

In this paper, we present a generic high performance architecture model for massive data transfer and computation applications. This application-specific architecture becomes crucial particularly for the design of emerging embedded video applications. Indeed, classic embedded system architectures have limited resources (clock frequency and memory) and consequently they cannot reach the required performance needed by emerging application. Moreover, the mapping of high level programming models (e.g. message passing) on fixed architectures introduces lots of software and communication overhead. This paper proposes an efficient architecture for the implementation of message passing programming model for MPSoC. Flexibility, scalability and high performance of this architecture are illustrated through the implementation of a real time embedded DivX video encoder.