Design aspects of a 4 Mbit 0.18 /spl mu/m 1T1MTJ toggle MRAM memory | IEEE Conference Publication | IEEE Xplore