Using layout technique and direct-tunneling mechanism to promote DC performance of partially depleted SOI devices

This paper reports the dc performance enhancements of partially depleted (PD) silicon-on-insulator (SOI) devices with lower subthreshold swing and higher driving capability, kink-onset voltage, and transconductance simultaneously. Based on the measured results, by using layout technique, for floating-body PD SOI pMOSFETs with ultrathin gate-oxide thickness, H-gate configuration with the partial n/sup +/ poly-gate shows the best floating-body characteristics as compared to that in T-gate and three-terminal configurations. Owing to the direct-tunneling mechanism in the partial n/sup +/ poly-gate, the conduction-band electron tunneling current will make the floating-body potential biased in strong inversion region raised. In addition, due to the larger oxide voltage drop across the partial n/sup +/ poly-gate in subthreshold region, the valence-band hole substrate current will result in lower floating-body potential. These dc performance enhancements advantage in both digital and analog designs.