Automatic and semi-automatic verification of switch-level circuits with temporal logic and binary decision diagrams | IEEE Conference Publication | IEEE Xplore