A processor scheduling design for gateways in heterogeneous data networks | IEEE Conference Publication | IEEE Xplore