Low-power aspects of different adder topologies

This paper explores different adder topologies for low power solutions. Further, we look at the energy optimization of circuits using transistor sizing technique based on logical effort. The efficiency of the method is verified on representative 16-bit adders, commonly found blocks in general purpose DSP processors. The results are shown and analyzed in the energy-delay space.