Gate-leakage estimation and minimization in CMOS combinatorial circuits | IEEE Conference Publication | IEEE Xplore