FPGA implementation of multi-valued "and/or"-neural network | IEEE Conference Publication | IEEE Xplore