Parasitic capacitance effects of the multilevel interconnects in DRAM circuits | IEEE Conference Publication | IEEE Xplore