An FPGA implementation of a special purpose processor for steganography | IEEE Conference Publication | IEEE Xplore