On optimal single jog river routing (VLSI layout) | IEEE Journals & Magazine | IEEE Xplore