Register transfer level approach to hybrid time and hardware redundancy based fault secure datapath synthesis | IEEE Conference Publication | IEEE Xplore