Design and implementation of a secret key steganographic micro-architecture employing FPGA | IEEE Conference Publication | IEEE Xplore