Modeling and simulating memory hierarchies in a platform-based design methodology | IEEE Conference Publication | IEEE Xplore