Design methodology for high performance heterogeneous SoC's for converged metropolitan area networks

We present a top-down design methodology for scalable multi-gigabit per second packet networking silicon in standard CMOS processes. The theory is used to drive the design of a 2.5-10 Gbps packet forwarding SoC with deterministic latency for high performance voice gateways.