Resistance ratio read (R/sup 3/) architecture for a burst operated 1.5V MRAM macro

A novel resistance ratio read (R/sup 3/) architecture for a magnetoresistive random access memory (MRAM), which realizes a burst read operation and higher fluctuation immunity of MTJ resistance, is proposed. In this architecture, a memory cell consists of 2 transistors and 2 MTJs, which store the complementary data, and the intermediate node between these MTJs is connected to a sense amplifier. The readout signal is proportional to the ratio of 2 MTJ resistances. The proposed R/sup 3/ architecture provides a simple read system which enables the introduction of a burst read mode. This architecture has a higher fluctuation immunity of MTJ resistance compared with the conventional current signal read scheme. Moreover, the proposed architecture can easily modify the macro specification to satisfy the demands of the customer, because the burst length and random access time are adjustable by the dimensions of the memory cell array.