Stand-by current in PD-SOI pseudo-nMOS circuits

In this paper, we compare the stand-by leakage power of controlled-load pseudo-nMOS circuits to that of conventional CMOS and MTCMOS in a 0.13/spl mu/m dual V/sub T/partially-depleted SOI tehnology.